Sir, I have good experience in RTL design using Verilog / System Verilog.
Iam an expert in Digital Design flows and tools and have architectured industrial projects in Verilog.
I'm Fluent in RTL level coding, test bench development/simulation, and FPGA development.
And program effeively in Verilog, C/C++, Python, Perl, UVM.