Freelancer logo Så fungerar det Bläddra bland jobb
Logga in Registrera dig
Publicera ett projekt
UTFORSKA
Electrical Engineering
Engineering
Matlab and Mathematica
Microcontroller
Verilog / VHDL
Profilomslagsbild
Du följer nu
Fel vid följande av användare.
Den här användaren tillåter inte att andra användare följer dem.
Du följer redan den här användaren.
Din medlemskapsplan låter dig endast följa 0 användare. Uppgradera här.
Du har avföljt
Fel vid sluta följa användare.
Du har nu rekommenderat
Fel vid rekommendation vid användare.
Något gick fel. Var god uppdatera sidan och försök igen.
Email verifierad.
Använd avatar
$5 USD /timme
Flagga för EGYPT
assuit, egypt
$5 USD /timme
Datum, tid och plats: 2:02 fm
Gick med maj 22, 2017
1 Rekommendation

Mohammed M.

@funnyman1992

 0,0 (0 omdömen)
0,0
0,0
0%
0%
$5 USD /timme
Flagga för EGYPT
assuit, egypt
$5 USD /timme
N/A
Slutförda jobb
N/A
Inom budget
N/A
Inom tid
N/A
Återanställningsgrad

FPGA Designer (VHDL programmer)

I am a navigation, Guidance and Control Engineer having specialization in Electronics and Control with more than 3-years experience. I have Master degree in Engineering with specialization in CONTROL. TOP SKILLS 1. FPGA Design (VHDL), writing VHDL test benches and working with simulators such as ModelSim. 2. Embedded System Design. (Schematic, labview) 3. Software Design. (C/C++/Matlab) 4. Control System Design & Modelling (Continuous, Discrete, Linear, Non-Linear, Optimal, Fuzzy Logic + Matlab & Simulink) 5. Digital System/Logic Design (VHDL, Logisim) 6. Micro-controllers (Arduino, PIC) 7. Control of Electric Machine Drives 8. Circuit Analysis and Designe etc 9. PCB Design (Proteous + Ultiboard + Altium Designer) I have designed many unmanned systems (Ground vehicle, winged aircraft and other remote control systems) using FPGA
Freelancer Engineers Egypt
Visa alla Engineers i Egypt

Kontakta Mohammed M. om ditt uppdrag

Logga in för att diskutera detaljer i chatten.

Portfolio

4792491
i designed parallel AES that use 2 clock in stead of 26 clock in the normal and 12 in the pipe-lining to increase its performance and speed it.
parallel AES encryption system
i designed parallel AES that use 2 clock in stead of 26 clock in the normal and 12 in the pipe-lining to increase its performance and speed it.
parallel AES encryption system
4792486
i modified the normal AES that uses 26 clock to the pipelining design that use just 12 clock and then i designed the parallel that use 2 clock.
pipelining AES encryption system
i modified the normal AES that uses 26 clock to the pipelining design that use just 12 clock and then i designed the parallel that use 2 clock.
pipelining AES encryption system
4792483
Normal AES encryption system that uses 26 clock to output results,i have modified this design in the pipe-lining design that uses 12 clock and then i modified the design again to use just 2 clock in the parallel design.
Normal AES encryption system
Normal AES encryption system that uses 26 clock to output results,i have modified this design in the pipe-lining design that uses 12 clock and then i modified the design again to use just 2 clock in the parallel design.
Normal AES encryption system
4091670
Designing UAV Using VHDL
Designing unmaned vehicle using FPGA
4091669
Designing UART Protocol
UART Protocol
4792491
i designed parallel AES that use 2 clock in stead of 26 clock in the normal and 12 in the pipe-lining to increase its performance and speed it.
parallel AES encryption system
i designed parallel AES that use 2 clock in stead of 26 clock in the normal and 12 in the pipe-lining to increase its performance and speed it.
parallel AES encryption system
4792486
i modified the normal AES that uses 26 clock to the pipelining design that use just 12 clock and then i designed the parallel that use 2 clock.
pipelining AES encryption system
i modified the normal AES that uses 26 clock to the pipelining design that use just 12 clock and then i designed the parallel that use 2 clock.
pipelining AES encryption system
4792483
Normal AES encryption system that uses 26 clock to output results,i have modified this design in the pipe-lining design that uses 12 clock and then i modified the design again to use just 2 clock in the parallel design.
Normal AES encryption system
Normal AES encryption system that uses 26 clock to output results,i have modified this design in the pipe-lining design that uses 12 clock and then i modified the design again to use just 2 clock in the parallel design.
Normal AES encryption system
4091670
Designing UAV Using VHDL
Designing unmaned vehicle using FPGA
4091669
Designing UART Protocol
UART Protocol

Recensioner

Ändringar sparade
Inga recensioner att se här!

Kontakta Mohammed M. om ditt uppdrag

Logga in för att diskutera detaljer i chatten.

Verifikationer

Utvald Frilansare
Identitet verifierad
Betalning verifierad
Telefon verifierad
Email verifierad
Facebook-ansluten

Toppkompetenser

Engineering
Matlab and Mathematica
Verilog / VHDL
Microcontroller
Electrical Engineering

Bläddra bland liknande frilansare

Engineers in Egypt
Engineers
Matlab and Mathematica Engineers
Verilog / VHDL Designers

Bläddra bland liknande utställningar

Engineering
Matlab and Mathematica
Verilog / VHDL
Microcontroller
Tidigare användare Nästa användare
Inbjudan skickades med framgång!
Tack! Vi har skickat en länk för aktivering av gratis kredit.
Något gick fel med ditt e-postmeddelande. Vänligen försök igen.
Freelancer logo Sweden / Svenska Hjälp & Support Frilansare Katergorier Projekt Tävlingar Freelancers Företag Medlemskap Utvalda Freelancers Projektledning Lokala uppdrag Photo Anywhere Showcase API för utvecklare Verifiera dig Skrivbordsapp Om Om oss Så fungerar det Säkerhet Investerare Sitemap Berättelser Nyheter Team Priser Pressmeddelanden Karriärer Villkor Integritetspolicy Villkor Upphovsrättspolicy Uppförandekod Avgifter och kostnader PartnersEscrow.comLoadshiftWarrior Forum Appar Apple App Store logoGoogle Play logo
Kopia till urklipp misslyckades, försök igen efter att ha justerat dina behörigheter.
Kopierat till urklipp.
Registrerade Användare Totalt antal jobb publicerade
Freelancer ® is a registered Trademark of Freelancer Technology Pty Limited (ACN 142 189 759)
Copyright © 2024 Freelancer Technology Pty Limited (ACN 142 189 759)
Laddar förhandsgranskning
Tillstånd beviljat för geolokalisering.
Din inloggningssession har löpt ut och du har blivit utloggad. Logga in igen.