Find Jobs
Hire Freelancers

FPGA Design in VHDL

$5000-10000 USD

Avslutat
Publicerad över sex år sedan

$5000-10000 USD

Betalning vid leverans
Design of FPGA to serve as a memory mapped resource for a local processor module. The processor interface is a memory mapped address/data bus. The FPGA design contains registers, counters and data path functions. System clock frequency is 25MHz. No internal processor is used within the FPGA. An external SRAM is required for expanded data storage. The target FPGA is the Microsemi ProASIC3E.
Project ID: 15989868

Om projektet

7 anbud
Distansprojekt
Senaste aktivitet sex år sedan

Ute efter att tjäna lite pengar?

Fördelar med att lägga anbud hos Freelancer

Ange budget och tidsram
Få betalt för ditt arbete
Beskriv ditt förslag
Det är gratis att registrera sig och att lägga anbud på uppdrag
7 frilansar lägger i genomsnitt anbud på $6 674 USD för detta uppdrag
Använd avatar
Dear sir I have more than 10 years experience in digital design using FPGA and VHDL, please check my profile also please message me so that we can discuss Best regards
$5 555 USD Om 10 dagar
4,9 (390 omdömen)
7,8
7,8
Använd avatar
Dear customer, I am really happy to help you out of this project. I would like to introduce that I am an freelancer with 100% JOB COMPLETED in VHDL/VERILOG. I am really suitable for job description: First: I am an Electronics engineer who is very expertise with VHDL/Verilog. In fact, I have done so many project of VHDL/Verilog(Karatsuba multiplier, Nintendo design, encryption algorithm like Sax Hash, Bernstein Hash, HummingBird...Also, I participated in a Walker Recognition project(data from Camera to Human Detection(image processing-HOG feature and Adaboost) and display in VGA). Besides,,I implemented the image conpression (wavelet transform). Aslo, I have experience in coding Booth multiplier and very familiar with Xilinx tools like ISE. and Vivado. Therefore, I can simulation the projecthe in behavior, post-syntheize... with free hesitation. I am also have experience of freelancer here: https://www.freelancer.com/u/ducdctoandh.html Also, I am very good in English (IELTS 6.0) and I have several year of researching so I can fully understand your requirement and understand fully about the papers and write the academic report. Please contact me and let me know if you want any special requirement and do with lower price. Thank you.
$5 000 USD Om 10 dagar
4,9 (84 omdömen)
6,4
6,4
Använd avatar
A proposal has not yet been provided
$5 000 USD Om 30 dagar
4,7 (12 omdömen)
4,5
4,5
Använd avatar
Hi, my name is Zeeshan. I would love the opportunity to assist you in designing memory mapping with the local processor. I have read your requirements and understand well. I have complete BS Electrical Engineering and currently enroled in MS EE. I have more than 3-years of experience in FPGA and VHDL. If you want to know more about my skills or expertise, please feel free to message me. Thank you Best Regards Zeeshan
$6 111 USD Om 30 dagar
4,2 (1 omdöme)
1,9
1,9
Använd avatar
HI timc16, I have gone through your requirements for "FPGA Design in VHDL". Iam ready to do this for you. We are a team of experience designers and developers and as per requirements, we can provide you an amazing work. Relevant Skills and Experience I have 10+ years of experience in Design, Verilog / VHDL I can do this within your budget too $5000 - $10000 USD Let's have chat so i can explain you in deep. Thank you, Regards, Mmadi, Flowgica Technologies.
$7 000 USD Om 36 dagar
0,0 (0 omdömen)
0,0
0,0

Om kunden

Flagga för UNITED STATES
United States
0,0
0
Medlem sedan jan. 2, 2018

Kundverifikation

Tack! Vi har skickat en länk för aktivering av gratis kredit.
Något gick fel med ditt e-postmeddelande. Vänligen försök igen.
Registrerade Användare Totalt antal jobb publicerade
Freelancer ® is a registered Trademark of Freelancer Technology Pty Limited (ACN 142 189 759)
Copyright © 2024 Freelancer Technology Pty Limited (ACN 142 189 759)
Laddar förhandsgranskning
Tillstånd beviljat för geolokalisering.
Din inloggningssession har löpt ut och du har blivit utloggad. Logga in igen.