Verilog vhdlJobb

Filter

Mina senaste sökningar
Filtrera:
Budget
till
till
till
Typ
Kompetens
Språk
    Jobbstat
    4,795 verilog vhdl jobb har hittats, med prissättning USD
    Verilog Code Avslutades left

    write a verilog code for a straight line equation y=mx+c where all m,x and c are 32 bit and even after arithmetic operations between m,x,cand y the final values should always be truncated to 32 bit(for example m*x gives a 64 bit value which has to be truncated to 32 bit after the multiplication) . The final value should be in 4.28 format [i.e.,4 for integer part and 28 for decimal part(fractional part)] . In the integer part one bit will be for sign and there are left with 3 more bits which can have a maximum value till 7, and the decimal part consists of 28 bits ,so the value will be + or - 7.9 for 4.28 m and x should take decimal values

    $29 (Avg Bid)
    $29 Snittbud
    8 bud

    I need to use GitLab CI to check for students' work assignment (language VHDL (run with GHDL) if that matters). The idea is that I have a "secret" testbench, which is compiled with student's code (submitted as git commit to GitLab), and the job needs to check if the submission passes the test. There must be zero possibility for the student to misuse the GitLab to get access to the secret code. Preferably the secret code is stored and run in a separate computer (than gitlab-runner). Deliverables: - Description how the objectives are met - Installation instructions (if any) - Example project with CI pipeline - Source codes of customized scripts / code (C or C++ allowed). Please note: - GitLab CI allows to run arbitrary code in the CI-job, thus the student wi...

    $543 (Avg Bid)
    $543 Snittbud
    13 bud

    Campera Electronic Systems is planning to introduce a Verification methodology in the company verification flow for VHDL designs. Previous experience on one of the "standard" VHDL verification methodologies (UVVM, OSVVM) or framework (Vunit) is requied.

    $53 / hr (Avg Bid)
    $53 / hr Snittbud
    9 bud

    ...a project in the labs during the 9th to 13th week of the semester. The practical demonstration will take place last week. Using BUT e-learning, students submit a link to the GitHub repository, which contains the project in Vivado, the necessary images, documents and a descriptive README file. The submission deadline is the day before the demonstration. The FPGA source codes must be written in VHDL and implementable on the Nexys A7-50T board in the development tools used in the laboratory during the semester. Make testbenches for all your new components. Physical implementation on FPGA is necessary, computer simulation is not sufficient. Never, ever use rising_edge or falling_edge to test edges of non-clock signals under any circumstances! In a synchronous process, the first...

    $51 (Avg Bid)
    $51 Snittbud
    5 bud

    I'm looking for an expert in VHDL and Quartus II from Pakistan to design a specific digital system of intermediate complexity. The ideal freelancer will have experience in designing digital systems using VHDL and Quartus II.

    $176 (Avg Bid)
    $176 Snittbud
    3 bud

    BCD multiplier development using Verilog HDL for Xilinx FPGA technology Input/Output Format: - Desired input/output format is Binary Testbench: - Testbench required for the Verilog code Ideal Skills and Experience: - Proficiency in Verilog HDL - Experience in BCD multiplier development - Expertise in Xilinx FPGA technology - Familiarity with Binary input/output format - Ability to create a testbench for Verilog code Goals: - Develop a functional BCD multiplier using Verilog HDL - Ensure the Verilog code passes the testbench - Optimize the design for Xilinx FPGA technology.

    $96 (Avg Bid)
    $96 Snittbud
    22 bud

    Design a push-button door lock that uses a standard tele-phone keypad as input.

    $10 / hr (Avg Bid)
    $10 / hr Snittbud
    11 bud
    DDR4 ZynqUS+ Custom IP Avslutades left

    I need a code in VHDL for a custom IP to communicate with the DDR4 MIG, it can be through a DMA block with FIFO over the AXI bus. Everything must be done on the PL side, and must have the basic functions of writing and reading a data at a memory address. The code will be tested on the ZCU104.

    $106 (Avg Bid)
    $106 Snittbud
    4 bud

    This is a project where you will use a DE 10 Standard Board to detect audio data. It should detect snaps and under instructions, look at ideas in the instruction areas, there are highlighted other functions there. The files and everything else necessary to complete to complete the poject are in this google drive. Thank you.

    $540 (Avg Bid)
    $540 Snittbud
    5 bud

    using Artix 7 implement Master UFS protocol design for the UFS Host device, Feel free to contact who's have experince on Stroage's(emmc, ufs, nand e.t.c) Skills required : Verilog , VHDL , C

    $35833 (Avg Bid)
    $35833 Snittbud
    6 bud

    I need a full verliog code that will output a "32-bit microprocessor using an FPGA board" 1. High level text description to describe HOW you are implementing your project. 2. DETAILED Block Diagram(s) showing design and detailed interconnections. 3. List of tasks completed 4. List of things I need to simulate, debug, and demonstrate 5. Data sheets for each IC used in your design. 6. Worst Case analysis - show tables / spread sheets in progress in process for Noise margin, Loading, Timing 7. I WILL NEED A VIDEO EXPLAINING HOW THE CODE WORKS (IN ENGLISH) 8. ALSO PICTURES OF THE CODE RUNNING SMOOTHLY NO PLAGIARISM PLEASE PLEASE COME UP WITH YOUR OWN CODE

    $32 (Avg Bid)
    $32 Snittbud
    4 bud
    cij printer Avslutades left

    printer coding vhdl coding zynq 7020

    $1366 (Avg Bid)
    $1366 Snittbud
    3 bud

    Embedded Linux with FPGA capability. From VHDL to application level programming.

    $42 / hr (Avg Bid)
    $42 / hr Snittbud
    13 bud

    We are Hiring Technical expert (Xilinx Vivado) Position: Academic Technical expert Freelancer Experience: 2+ years Qualification: Masters or Doctorate in Electronics & Communication Engineering Skills Required: Turbo Decoder VLSI Xilinx Vivado FPGA Verilog Machine learning Specific area: Need a Verilog, Xilinx Vivado and Machine learning expert Time: Part-time/Freelance Job Description: Require a Freelancer, who can do coding will be done on Xilinx Vivado. Implementation will be done on FPGA using Verilog/ system Verilog language

    $315 (Avg Bid)
    $315 Snittbud
    14 bud
    SoC FPGA developer Avslutades left

    Looking for FPGA Developer who has experience in VHDL on SoC FPGA architecture

    $143 (Avg Bid)
    $143 Snittbud
    16 bud
    SytemVerilog Avslutades left

    System verilog information provided in the doc file

    $122 (Avg Bid)
    $122 Snittbud
    16 bud

    I’m looking for a talented freelancer to help me design a LIN Bus controller FPGA, in VHDL. To be considered for the job, candidates should include past work in their application and provide relevant experience related to this project. Any working code previously developed is a plus. Deadline for the delivery 20th April 2023. A quotation is required, together with the proof of previous expertise of the working code already developed It will be required to 1. deliver VHDL source code for LIN master bus controller 2. testbench with a Verification module, or any other sort of mechanism to emulate a node 3. Integration and testing of a simple test code on hardware provided by us 4. documentation

    $1310 (Avg Bid)
    $1310 Snittbud
    22 bud

    Europe, Italy timezone preferred. Lead the activity for porting FPGA design to Silicon technology (memory replacement, ...) Carry on simulations of the updated RTL design to check that the functionality remains unchanged Execute static and formal verification of...check that the functionality remains unchanged Execute static and formal verification of RTL code using appropriate tools Run trial synthesis on the RTL design and check the timing violations Lead the activities for SoC sub-block Static Timing Analysis. Required Skills (expert): VHDL language Digital ASIC design flow Use of digital simulations with standard industry simulators (Mentor QuestaCore) Static and formal RTL verification (e.g. Synopsys Spyglass) Synthesis tools (e.g. Cadence Genus) UVM and System Verilog...

    $20 - $40 / hr
    Försegla Sekretessavtal
    $20 - $40 / hr
    8 bud

    Program the Basys 3 using the Cordic IP Integrator to generate: the hyperbolic sine and hyperbolic cosine of an angle parameters: You must enter the angle in degrees using the switches, so that the vhdl code includes its respective conversion to radians. This angle should be shown on the 7 segment displays. Pressing btnu the displays should then show the (hyperbolic sine) of the entered angle, and pressing btnd should show the (hyperbolic sine) of the angle.

    $30 (Avg Bid)
    $30 Snittbud
    14 bud

    The company is searching for external collaborators to design and test a Video test pattern generator in VHDL. The module shall be configurable for different pixel bit, num,ber of pixel per clock, different pattern generated, resolution, frame rate, colour format, video output sequence

    $586 (Avg Bid)
    $586 Snittbud
    17 bud

    Hi, can you help me out to code Verilog coding for the sound detection sensor for turning on the LED on DE1 SoC Cyclone V board?

    $25 (Avg Bid)
    $25 Snittbud
    18 bud
    Project for Ahmed K. Avslutades left

    Hi Ahmed K., I noticed your profile and would like to ask for help with debugging a verilog project. We can discuss any details over chat.

    $50 (Avg Bid)
    $50 Snittbud
    1 bud

    Hi Sardar Hasnain A., I noticed your profile and would like to ask for help debugging a verilog project on vivado. We can discuss any details over chat.

    $50 (Avg Bid)
    $50 Snittbud
    1 bud
    FPGA iCE40 Avslutades left

    Optimalizace fázového závěsu, převod jednoduché sekvenční a kombinační logiky do VHDL....

    $26 / hr (Avg Bid)
    $26 / hr Snittbud
    1 bud

    Turbo codes are error correction codes that are widely used in communication codes exhibits high error correction capability as compared with other error correction codes. This paper proposes a Very Large Scale Integration (VLSI) architecture for the implementation of Turbo decoder. Soft-in-soft out decoders, interleavers and deinterleavers is used in the decoder side which employs Maximum-a-Posteriori (MAP) algorithm. The number of iterations required to decode the information bits being transmitted is reduced by the use of MAP algorithm. For the encoder part, this paper uses a system which contains two Recursive convolutional encoders along with pseudorandom interleaver in encoder Turbo encoding and decoding is done using Octave, Xilinx Vivado, Cadence system is implemented and synthe...

    $106 (Avg Bid)
    $106 Snittbud
    4 bud

    1)Using VHDL and the Xilinx Vivado Tools, design and implement a 4-bit ALU whose functionality is compliant with the TTL MSI 74LS381A specifications. The design must use a VHDL behavioral modeling coding style and can include concurrent and sequential statement types. Source code modules must include liberal commenting to clarify and explain function and operation your code. 2) Create a test bench VHDL module and use the Vivado Simulator to test/verify proper operation of the ALU’s functions with all input data patterns specified in the 74LS381A functional table. Recommendation: to make comparison of simulated results to those listed in the functional table easier, apply the external stimulus input patterns in the same “row” order as inputs are listed...

    $68 (Avg Bid)
    $68 Snittbud
    13 bud
    DO-254 Project VHDL Avslutades left

    DO-254 Project - Task - Lint and Code coverage

    $181 (Avg Bid)
    $181 Snittbud
    1 bud

    I want someone who understands FPGA, Vivado, Verilog, VHDL etc for a report

    $73 (Avg Bid)
    $73 Snittbud
    6 bud
    $296 Snittbud
    9 bud

    Hi, How are you doing. I am looking for electrical engineers to work on multiple tasks in following areas: • Embedded C Programming. • VHDL/Verilog, LABView/ Multisim/PSPICE • Network Simulator NS2/NS3 • Microcontroller like Arduino, Raspberry Pi, FPGA, AVR, PIC and STM32. • IDEs like Keil MDK V5, ATmel studio and MPLab XC8. • PLCs / SCADA • PCB Designing-Proteus, Eagle. • IOT Technologies like Ethernet, GSM GPRS. • HTTP Restful APIs connection for IOT Communications. I am looking for long term work relationship. New freelancers are warmly welcomed. Important Note: I need dedicated freelancers who strictly follow the deadline and give me good quality work without any plagiarism.

    $149 (Avg Bid)
    $149 Snittbud
    42 bud

    Hi Moaz Khaled Feriz K., I noticed your profile and would like to offer you my project. We can discuss any details over chat.

    $54 (Avg Bid)
    $54 Snittbud
    1 bud

    ...generator, where scanline parameters are passed as input wires : scanline color, scanline thickness, scanline interval 5. output is overlayed by the bitmap OSD with the same resolution as output format Requirements : aside from the DDR memory interface, or PLL no vendor or encrypted IP blocks can be used, for example no Altera/Intel video pipeline. Everything must be in written verilog source code. Must include verilog testbench that will accept input picture(in any format) and produce resulting picture(in any format). suggested pipeline i/o ports: Sysclk, [23:0] RGBin, HSin,VSin,DEin, Clkin [23:0] RGBout, HSout, VSout, DEout, Clkout [31:0] parameters[0:...] (whatever count is required). all needed memory interfaces signals to the memory multiplexer. Any dev board an...

    $2000 (Avg Bid)
    Sekretessavtal
    $2000 Snittbud
    1 bud

    I am looking to hire an individual who really understand this subject. should be able to solve any problems related to this subject. communicate and be able to write good programming and simulation designs.

    $140 (Avg Bid)
    $140 Snittbud
    17 bud

    ...create a verilog code for image dehazing. The image is converted into a text file using Matlab(all pixel values are converted into corresponding hexadecimal values). This text file is given as the input to the verilog program. First we need to find the minimum of RGB value of each pixel and create a matrix. Then we need to consider a small window/mask in the new matrix and find the minimum of that mask and sweep the mask through the entire new matrix to create the darkchannel image. Then by using the equations using the darkchannel prior algorithm we need to recreate a haze free image. (the output of the verilog code will be a text file and is recreated into an image using Matlab. I am attaching a reference paper. I just need to get the basic dehazing part fro...

    $106 (Avg Bid)
    $106 Snittbud
    6 bud

    Crearea unui aparat de cafea in VHDL(rulabil in programul Vivado) intr-un limbaj cat mai simplist indeplinind cerintele din documentul atasat.

    $8 (Avg Bid)
    $8 Snittbud
    3 bud
    line following bot Avslutades left

    I need code for my bot who follow the given line using line sensor. this code should be written in verilog language and fpga cyclone 4 is used as board.

    $14 (Avg Bid)
    $14 Snittbud
    4 bud

    dark channel prior basically computes the minimum of rgb values present in a single pixel and assigns that value to the pixels. Once that is done, a patch of pixels is taken and the minimum is taken after which all the pixels in that patch are assigned the new minimum value. The input is a hex file of coloumn form and output is another hex file

    $88 (Avg Bid)
    $88 Snittbud
    4 bud

    I am a verification engineer in Bangalore India, and preparing for Top Semiconductor Companies Interview Process like INTEL, NVIDIA , GOOGLE , Qualcomm, NXP Semiconductors , SAMSUNG and many more etc. So I am looking for a verification expert ...showcase me your skills . So that after gaining knowledge with your help I can crack any company interviews . I want all types of problem solving questions to be covered including puzzles as well . Kindly ping me here if you help me out with above . Kindly provide all types of possible questions which a company can ask in a interview , I need a kind of Question Bank. Mandatory Skills : Verilog , System Verilog, UVM , Functional Coverage , Code Coverage , Assertions , Constraints , Digital Electronics and FSM problem Solving questi...

    $2427 (Avg Bid)
    $2427 Snittbud
    1 bud

    ...this project students are asked to implement a an XTEA Encryption/Decryption VHDL Engine, implemented in both C code and VHDL code. It supposed to be built as a custom hardware module and be interfaced to the NIOS II soft processor in the Alter- Intel Cyclone V FPGA chip [De-10Nano board]. The HDL code implements 2 number of pins: first an input from stdr_logic_vector type form of 32-bit length, and second an output with 32-bit of the same type. The Key is 32-bit in length, and they must be stored inside the VHDL code. The input reception and output generation may take multiple clock cycles or states but could be designed in less than that if was applicable. The internet could be surfed to lookup codes for both C and VHDL but the group is responsible to conve...

    $492 (Avg Bid)
    $492 Snittbud
    16 bud
    Vhdl projects Avslutades left

    The VHSIC Hardware Description Language (VHDL) is a hardware description language (HDL) that can model the behavior and structure of digital systems at multiple levels of abstraction, ranging from the system level down to that of logic gates, for design entry,

    $45 (Avg Bid)
    $45 Snittbud
    11 bud

    We need a VHDL designer with expertise on video processing codec.

    $32 / hr (Avg Bid)
    $32 / hr Snittbud
    16 bud

    Two tasks based on verilog, serial adder and RTL for APB based protocol. More information will be shared later. Deadline - 2days[maximum] Price - 75AUD

    $79 (Avg Bid)
    $79 Snittbud
    2 bud

    Hello can you help me with this project it’s going to be similar to lab 4 that I have attached. I have attached the project pdf too ( 193.22 KB) this one Division.c #include "system.h" #include "altera_avalon_pio_regs.h" #include <stdio.h> /* register offset definitions */ #define DVND_REG_OFT 0 // dividend register address offset #define DVSR_REG_OFT 1 // divisor register address offset #define STRT_REG_OFT 2 // start register address offset #define QUOT_REG_OFT 3 #define REMN_REG_OFT 4 #define REDY_REG_OFT 5 #define DONE_REG_OFT 6 /* main program */ int main () { alt_u32 a, b, q, r, ready, done; printf("Division accelerator test #2: nn"); while (1){ printf "Perform division a / b = q remainder rn"); printf("En...

    $620 (Avg Bid)
    $620 Snittbud
    12 bud

    Im working on a Simon Says project that needs to be implemented on a Xillinx FPGA. It alsof includes memory, FSM

    $39 (Avg Bid)
    $39 Snittbud
    10 bud

    Im working on a Simon Says project that needs to be implemented on a Xillinx FPGA. It alsof includes memory, FSM

    $37 (Avg Bid)
    $37 Snittbud
    3 bud

    System Design and VHDL expert for urgent Task

    $7 / hr (Avg Bid)
    $7 / hr Snittbud
    12 bud
    VHDL Project Avslutades left

    The VHSIC Hardware Description Language (VHDL) is a hardware description language (HDL) that can model the behavior and structure of digital systems at multiple levels of abstraction, ranging from the system level down to that of logic gates, for design entry, documentation, and verification purposes. Since 1987, VHDL has been standardized by the Institute of Electrical and Electronics Engineers (IEEE) as IEEE Std 1076; the latest version of which is IEEE Std 1076-2019. To model analog and mixed-signal systems, an IEEE-standardized HDL based on VHDL called VHDL-AMS (officially IEEE 1076.1) has been developed.

    $20 (Avg Bid)
    $20 Snittbud
    4 bud

    Hi Moaz Khaled Feriz K., I noticed your profile and would like to offer you my project. We can discuss any details over chat.

    $35 / hr (Avg Bid)
    $35 / hr Snittbud
    1 bud
    I need vhdl code Avslutades left

    1010 sequence dectectorwith 20 bit frame with consecutively 3 frames with 16 bit payload and 4 bit header

    $14 / hr (Avg Bid)
    $14 / hr Snittbud
    5 bud

    1) Frequency divider by - / 2n - / by any integer 2) Serial Peripheral Interface (SPI) - Both master and slave 3) UART TX/RX - Asynchronous serial communication - Start bit, Stop bit, over sampling etc. - Exercise on cross-clock domain synchronizer What to submit - RTL code (.v) with inline comment - Test bench (.v) with inline comment - Timing diagram (gtkwave) with annotation - Rough description of the corresponding circuit Quick turnaround needed

    $34 (Avg Bid)
    $34 Snittbud
    6 bud